Digital System Test and Testable Design: Using HDL Models and Architectures - Zainalabedin Navabi - Books - Springer-Verlag New York Inc. - 9781489979278 - August 23, 2016
In case cover and title do not match, the title is correct

Digital System Test and Testable Design: Using HDL Models and Architectures Softcover Reprint of the Original 1st 2011 edition

Price
SFr. 67.49
excl. VAT

Ordered from remote warehouse

Expected delivery Dec 15 - 25
Christmas presents can be returned until 31 January
Add to your iMusic wish list

Also available as:

This book is about digital system testing and testable design. Verilog eliminates ambiguities in test algorithms and BIST and DFT hardware architectures, and it clearly describes the architecture of the testability hardware and its test sessions.


435 pages, XVII, 435 p.

Media Books     Paperback Book   (Book with soft cover and glued back)
Released August 23, 2016
ISBN13 9781489979278
Publishers Springer-Verlag New York Inc.
Pages 435
Dimensions 150 × 220 × 10 mm   ·   789 g
Language English  

Show all

More by Zainalabedin Navabi