Multithreaded Support to Ipc in Parallel Architectures

Multithreaded architectures are becoming commercially diffused, also on commodity PC. The work of this thesis aims at investigating a possible way of exploiting this technology in High Performance Computing for supporting interprocess communication (IPC) in shared memory architectures. The goal is to emulate the functionalities of a communication processor when it is not physically available by means of helper threads.