Optimal VLSI Architectural Synthesis: Area, Performance and Testability - The Springer International Series in Engineering and Computer Science - Catherine H. Gebotys - Books - Springer - 9780792392231 - October 31, 1991
In case cover and title do not match, the title is correct

Optimal VLSI Architectural Synthesis: Area, Performance and Testability - The Springer International Series in Engineering and Computer Science 1992 edition

Catherine H. Gebotys

Price
SEK 1,549
excl. VAT

Ordered from remote warehouse

Expected delivery Aug 11 - 21
Add to your iMusic wish list

Also available as:

Optimal VLSI Architectural Synthesis: Area, Performance and Testability - The Springer International Series in Engineering and Computer Science 1992 edition

Although research in architectural synthesis has been conducted for over ten years it has had very little impact on industry. The OASIC (optimal architectural synthesis with interface constraints) architectural synthesizer and the CATREE (computer aided trees) synthesizer demonstrate how these problems can be solved.


289 pages, biography

Media Books     Hardcover Book   (Book with hard spine and cover)
Released October 31, 1991
ISBN13 9780792392231
Publishers Springer
Pages 289
Dimensions 155 × 235 × 19 mm   ·   607 g
Language English  

Show all

More by Catherine H. Gebotys