
Tell your friends about this item:
Switch-Level Timing Simulation of MOS VLSI Circuits - The Springer International Series in Engineering and Computer Science 1989 edition
Vasant B. Rao
Switch-Level Timing Simulation of MOS VLSI Circuits - The Springer International Series in Engineering and Computer Science 1989 edition
Vasant B. Rao
Only two decades ago most electronic circuits were designed with a slide-rule, and the designs were verified using breadboard techniques. Today a wide range of tools exist for analYSiS, deSign, and verification, and expert systems and synthesis tools are rapidly emerging.
210 pages, biography
Media | Books Hardcover Book (Book with hard spine and cover) |
Released | November 30, 1988 |
ISBN13 | 9780898383027 |
Publishers | Kluwer Academic Publishers |
Pages | 210 |
Dimensions | 156 × 234 × 14 mm · 489 g |
Language | English |
See all of Vasant B. Rao ( e.g. Hardcover Book and Paperback Book )