Verilog by Example: A Concise Introduction for FPGA Design - Blaine Readler - Books - Full ARC Press - 9780983497301 - April 19, 2011
In case cover and title do not match, the title is correct

Verilog by Example: A Concise Introduction for FPGA Design

Blaine Readler

Price
$ 23.99
excl. VAT

Ordered from remote warehouse

Expected delivery Jun 11 - 20
Add to your iMusic wish list

Verilog by Example: A Concise Introduction for FPGA Design

A practical primer for the student and practicing engineer already familiar with the basics of digital design, the reference develops a working grasp of the verilog hardware description language step-by-step using easy-to-understand examples. Starting with a simple but workable design sample, increasingly more complex fundamentals of the language are introduced until all major features of verilog are brought to light. Included in the coverage are state machines, modular design, FPGA-based memories, clock management, specialized I/O, and an introduction to techniques of simulation. The goal is to prepare the reader to design real-world FPGA solutions. All the sample code used in the book is available online. What Strunk and White did for the English language with "The Elements of Style," VERILOG BY EXAMPLE does for FPGA design.


black & white illustrations

Media Books     Paperback Book   (Book with soft cover and glued back)
Released April 19, 2011
ISBN13 9780983497301
Publishers Full ARC Press
Pages 124
Dimensions 229 × 151 × 11 mm   ·   200 g
Language English  

Show all

More by Blaine Readler