Tell your friends about this item:
Logic Synthesis and SOC Prototyping: RTL Design using VHDL Vaibbhav Taraate 2020 edition
Logic Synthesis and SOC Prototyping: RTL Design using VHDL
Vaibbhav Taraate
This book describes RTL design, synthesis, and timing closure strategies for SOC blocks. It covers high-level RTL design scenarios and challenges for SOC design. The book covers the Synopsys DC, PT commands, and use of them to constraint and to optimize SOC design.
251 pages, XIX, 251 p.
| Media | Books Paperback Book (Book with soft cover and glued back) |
| Released | January 30, 2021 |
| ISBN13 | 9789811513169 |
| Publishers | Springer Verlag, Singapore |
| Pages | 251 |
| Dimensions | 150 × 220 × 10 mm · 500 g |
More by Vaibbhav Taraate
See all of Vaibbhav Taraate ( e.g. Paperback Book and Hardcover Book )
Christmas presents can be returned until 31 January