ASIC Design and Synthesis: RTL Design Using Verilog - Vaibbhav Taraate - Books - Springer Verlag, Singapore - 9789813346413 - January 7, 2021
In case cover and title do not match, the title is correct

ASIC Design and Synthesis: RTL Design Using Verilog 2021 edition

Price
₪ 665
excl. VAT

Ordered from remote warehouse

Expected delivery Dec 29 - Jan 8, 2026
Christmas presents can be returned until 31 January
Add to your iMusic wish list

Also available as:

This book describes simple to complex ASIC design practical scenarios using Verilog. It also covers architecture design strategies, multiple clock domain designs, low-power design techniques, DFT, pre-layout STA and the overall ASIC design flow with case studies.


330 pages, 184 Illustrations, color; 127 Illustrations, black and white; XXI, 330 p. 311 illus., 184

Media Books     Hardcover Book   (Book with hard spine and cover)
Released January 7, 2021
ISBN13 9789813346413
Publishers Springer Verlag, Singapore
Pages 330
Dimensions 150 × 220 × 20 mm   ·   671 g

Show all

More by Vaibbhav Taraate